ABSTRACT This paper presents a comprehensive study of the impact of resistive harmonic loading on the design of integrated Class-F power amplifiers (PAs). The proposed time-domain waveform-based analysis allows for an evaluation of the performance of Class-F PAs while controlling both second and third harmonics simultaneously. The voltage mapping is presented to include the impact of the resistive second harmonic impedance in the design of Class-F PAs. Besides, drain current formulations as a function of conduction angle are used to evaluate the harmonic coefficients under the impact of resistive third harmonic impedance. As such, the combination of resistive second and third harmonics is modeled to study its impact on efficiency and optimum impedance in the Class-F PAs. For practical validation, the derived knowledge is applied to propose a novel integrated Class-F PA that absorbs the output capacitance into the match while maintaining a purely resistive load at the fundamental frequency. The output match is fabricated on a highly integrated NXP Laterally Diffused MOSFET (LDMOS) process. At 1.8 GHz, using NXP 5-mm LDMOS die, the integrated Class-F achieves a drain efficiency ranging from 52% to 61% at 5-W output power based on two different design topologies. Both prototypes demonstrate excellent isolation at the second and third harmonics. Measurement results confirm the theoretical framework reported in this paper.
I. INTRODUCTION
Massive Multiple Input and Multiple Output (mMIMO) based radio frequency (RF) base stations demand highefficiency Power Amplifiers (PAs) to meet the expectation of next-generation wireless infrastructure, now called 5G. With improved signal quality, higher data rates, lower latency, and increased power efficiency, the 5G solutions demand efficient solutions on various fronts. For enablement of the next-generation RF circuitry, the PA continues to be the critical element for base station solutions. The road to successful implementation of MIMO based RF solutions involves lowering the DC consumption and minimizing the RFPA circuitry footprint, which remains the focus of researchers in this domain.
The harmonically tuned amplifier topologies classified as Class E, Class F, Class F −1 , and Class J are widely investigated to achieve high efficiency [1] - [14] . The ideal Class F shapes voltage waveform to the square and current to half sinusoidal leading to theoretical 100% power conversion efficiency when infinite harmonics are considered for waveform shaping. However, in practice, the higher frequencies and device output parasitic limit the waveform shaping upto three harmonics [7] - [14] . When controlling up to three harmonics, class F demonstrates a theoretical drain efficiency (DE) of 90.6% [14] , with second harmonic and third harmonic impedances tuned to exact short and open loads, respectively.
Thus far, there has been no comprehensive study that quantified the efficiency degradation due to the resistivity of individual harmonics or their combinations under class-F operation. The works reported in [15] and [16] are attempted to solve the problem of matching network design while taking into account the quality factor of passives but limited to fundamental impedance solutions. Some works have attempted to demonstrate the operation of Class-F PAs under resistive operation [22] , [23] but there is a gap between practical implementation and a proposed theory. For instance, [22] introduces resistive class-F operation using waveform engineering theory and measurements that are not validated with load-pull measurements. In addition, the variation in fundamental loading condition and efficiency degradation has not been reported while accounting for the resistive behavior of second and third harmonic impedance simultaneously. Besides, most of previously reported Class-F PA designs are often implemented using off-chip matching networks synthesis on printed circuit boards [17] - [23] , which increases the circuit footprint and limits application of these PAs in mMIMO based RF base stations that require compact form factor.
This work provides a novel, fully integrated solution for Class-F PA design, which can be applied in industrial mMIMO infrastructure systems. The unique topology satisfies the Class F harmonic loading terminations by absorbing the device output capacitance while maintaining a purely resistive fundamental impedance transformation, unlike previous works where purely resistive termination at the fundamental frequency is not guaranteed. In addition, this work provides a methodology that addresses the operation of class-F PAs under losses and resistivity of second and third harmonic using the large-signal timedomain waveform analysis. This study reveals that the resistive second and third harmonic will impact the optimum load resistance at fundamental frequency as a combination of both harmonic impedances. The practical validation of this work addresses the design of two integrated Class-F PA prototypes.
In this manuscript, Section II discusses details of voltage and current mapping in Class F PAs. The generalized time domain waveforms are presented as a function of conduction angle and resistive harmonic terminations, which helps to evaluate the performance degradation arising because of resistivity of harmonics. The mathematical formulation presented in Section II are extended in Section III to derive the optimum load resistance and evaluate theoretical performance. Using the analysis, a novel integrated Class-F topology is proposed and implemented in Section IV.
II. GENERALIZED CLASS-F PA A. VOLTAGE MAPPING IN CLASS F PAs
When controlling up to first three harmonics, the generalized drain voltage (V DS ) is given by
where δ is the voltage gain function, V k is the knee voltage of the device, V dc is the dc drain voltage, k 2 and k 3 are second and third harmonic voltage coefficients, respectively and θ is the angular frequency [2] . The voltage gain function is defined as the ratio of the altered fundamental component due to harmonic manipulation, to the un-manipulated case wherein second and third harmonic impedances are both short circuited [2] . The magnitude of δ is in fact dependent on the selection of second, third or combination of both impedances. Using (1), the drain voltage can be normalized with respect to dc voltage and δ as
In order to maximize the fundamental voltage swing, using [2] , the voltage gain function can analytically be written as
By applying the first derivate on (2) and equating (3) to zero, minima θ min can be evaluated as
Since the generalized voltage is a multi-variable system, it is not possible to find a closed form solution for θ min . However, by applying different boundary conditions on second and third harmonic, the voltage map can be divided into different regions. Thus, the θ min can be evaluated based on the selection of different values of k 2 and k 3 . For the different boundaries of k 2 and k 3 , given in (5) − (9), as shown at the bottom of the previous page, δ can be plotted as a function of k 2 and k 3 as shown in Fig. 1 . In particular, for Class-F mode with k 2 = 0 (since second harmonic impedance is short circuited) and k 3 = −1/6 (for maximum delta) δ is evaluated using voltage map as 2/ √ 3. By substituting the values of k 2 , k 3 and δ in (1), Class-F drain voltage (V F ) waveform is expressed as Fig. 2(b) .
B. CURRENT FORMULATION IN CLASS F PAs
The Class-F PA mode requires an infinite third harmonic impedance; and, as a result, the intrinsic current waveform is manipulated by removing the third harmonic current component i 3 (θ) = γ 3 cos3θ , where γ 3 is a real component of third harmonic current. The generalized drain current (I F ) under Class-F PA operation can be expressed as function of conduction angle (β), peak drain current (I m ) and θ as
Since Class F tunes third harmonic to open circuit condition, the drain current should contain no third harmonic component (I F,3 ) and can be computed by forcing third-order Fourier expansion of (11) to zero as
By applying the Fourier expansion on (11) while accounting for (12), the dc (I F,dc ), fundamental (I F,1 ), and second har-monic (I F,2 ) current components can be derived as a function of ρ(β, I F,3 ) as
where The dc, fundamental, second and third harmonic drain current components are plotted and shown in Fig. 3 
(a) (d).
For the β = π , and third harmonic impedance at open, current components can be computed using (13)- (16) as
which corresponds to well-known Class-F harmonic current components.
III. SECOND AND THIRD HARMONIC ENGINEERED CLASS-F PA A. VOLTAGE AND CURRENT FORMULATION
In practice, maintaining an ideal harmonic short or open circuit condition is difficult because of losses involved in the package, wire bonds, and the printed circuit board. Any resistive harmonic impedance alters the voltage and current components thereby impacting the power efficiency of the PA. The resistive harmonic impedance and its corresponding harmonic voltage and current coefficients are inter-dependent on each other. The variation in harmonic coefficients determines the respective harmonic impedance and vice versa i.e. change in harmonic impedance determines the variation in harmonic voltage or current components. The impact and formulation of resistive second and third harmonic impedance are explained in the following section. The half sinusoidal Class-F drain current exhibits even harmonic current components with no existence of third order component. As a result, for a positive resistive second harmonic to exist, an out-of-phase voltage component must exist. This drain-voltage requirement is satisfied for 0 ≤ k 2 ≤ 1, thus leading to the choice of a negative second harmonic voltage-component. As illustrated in Fig. 2(a) , for a fixed k 3 = −0.16, a resistive second harmonic impedance space can be exploited for 0 ≤ k 2 ≤ 1, which in turn degrades δ from 1.15 to 0.55 For an open third harmonic condition, i.e. I F,3 = 0 (k 3 = −0.16), the second harmonic impedance (Z F , 2) in a resistive Class-F mode can be computed using (1) and (9) as
On the other hand, the third harmonic resistive impedance is caused by an alteration in the third harmonic drain current component (I F,3 ). For a short second harmonic condition, i.e. k 2 = 0, and k 3 = −0.16, the third harmonic impedance, (Z F , 3), can be calculated as a function of varying third harmonic drain current as
To have a precise and more practical study of the impact of harmonics, the resistive sweep of the reflection coefficient over second is restricted starting from short condition VOLUME 6, 2018 ( F , 2 = −1) to the center of Smith chart ( F , 2 = 0). Likewise, the third harmonic sweep of the reflection coefficient is restricted from an open circuit ( F , 3 = 1) to the center of Smith chart ( F , 3 = 0) and is given by
where n = 2 or 3 designates the harmonic order and Z o is characteristic impedance. In this work, a value of 50 was used since that is the system impedance of the measurement apparatus used for verification. Class-F amplifiers have an inphase third harmonic voltage component. As a result, an outof-phase third harmonic current must be realized for a real impedance to exist. Based on (20) and sweeping I F,3 < 0, the drain current components can be computed using (13) − (16). By imposing the condition (20) , the region of sweep for k 2 and I F,3 can be delimited for any β which are plotted in Fig. 4 (a) and (b), respectively. Using the boundary on I F,3 , the dc, fundamental, second and third harmonic currents are plotted for different conduction angles in Fig. 3 . The plots are limited to I F,3 = −0.188, and it can be inferred that that any change in third harmonic current impacts all the other current components at the drain of the device. For β = 180 • , i.e. Class-B bias condition, both I F,dc and I F,1 increases with a sweep in I F,3 . However, the change is dc current is higher than the change in the fundamental current component.
B. DESIGN SPACE AND PERFORMANCE EVALUATION
The resistive second harmonic impacts the fundamental voltage component and resistive third harmonic impacts fundamental current thereby changing the optimum load at the current generator of the device. The fundamental load (Z F , 1), can be expressed as
where R opt is the Class-B optimum impedance given as (V dc − V k )/(I m /2). For Class-B conduction angle, β = 180
• and the second harmonic at short and third harmonic at open, Z F , 1 can be computed as 1.15 × R opt as seen in Fig. 5(a) , which is in fact same as Class-F fundamental impedance reported in previous works [9] . For a fixed open third harmonic impedance, Z F , 1 decreases from 1.15 × R opt to 0.94 × R opt with the resistive second harmonic. Likewise, for a short second harmonic impedance, Z F ,1 changes from 1.15×R opt to 0.84 × R opt with resistive third harmonic. With both Z F , 2 and Z F , 3 at the center of Smith chart ( F , 2 = 1,
Since the fundamental impedance changes with any variation at second and third harmonics, this in turn impacts the output power and drain efficiency (DE) in Class F. Using the DC power (P dc ) and delivered RF power (P RF ), the generalized drain efficiency can be expressed using (10), (12)- (14) as
The DE is plotted as a function of F , 2 and F , 3 in Fig 5(b) . It can be inferred from the plot that DE of 90.6% is achieved for a Class-F amplifier. For the second harmonic impedance at short, DE decreases from 90.6 to 83% for 0 ≤ F , 3 ≤ 1. Furthermore, for a fixed third harmonic at open ( F , 3 = 1), the DE decreases from 90.6 to 73% under the impact of resistive second harmonic. Since the resistive nature of both harmonics impacts the performance of the amplifier, it is noteworthy that the drop-in efficiency for a resistive third harmonic is 7% on contrary to second harmonic which drops efficiency by 18%. In fact, this also highlights the importance of prioritizing termination of second harmonic over the third harmonic in the design process.
IV. NOVEL INTEGRATED CLASS F POWER AMPLIFIER DESIGN A. ACTIVE LOAD PULL-BASED RESISTIVE HARMONIC MAPPING
The experimental validation of this work is divided into two steps, one based on the active load-pull and another based on the integrated PA design and fabrication. The active load-pull (ALP) is carried out using Maury's active system [24] as shown in Fig. 6(a) . The objective of ALP is to quantify the maximum achievable efficiency under resistive second and third harmonic impedance under Class-F operation. For an NXP LDMOS 4.8 mm die, the ground-signal-ground (GSG) launch effects are extracted using the thru measurements. The impedances are intrinsically reengineered from 50 to open circuit for third harmonic and from 50 to short circuit for second harmonic impedance. Thereafter, the linear approximated output capacitance along with GSG effects is embedded to determine the second and third harmonic impedance at the probe pad as shown in Fig. 6(a) . For the combination of each second and third harmonic resistive impedance, a fundamental load-pull is performed at P3 dB gain compression.
The drain efficiency is plotted as a function of F , 2 and F , 3 in Fig. 6(b) . For an ideal Class F condition i.e. F , 3 = 1 F , 2 = −1, drain efficiency of 74.5 % is measured using an active load pull system. For F , 3 = 1 (Z F , 3 open circuited), the DE varies from 74.5 to 69% for resistive second harmonic sweep i.e. −1 ≤ F , 2 ≤ 0. Likewise, for F , 2 = −1 (Z F , 3 short-circuited), the DE drops from 74.5 to 68.5 %. Similar to the theoretical predictions, the measured drop in efficiency at the second harmonic impedance and third harmonic is critical for output matching network design. Due to component losses at high frequencies, it is very challenging to maintain the third harmonic in an open circuit condition. As a result, the second harmonic impedance match is very crucial for controlling the overall efficiency of the integrated Class F PA and is given a higher priority in design over third harmonic.
B. INTEGRATED NOVEL CLASS-F PA TOPOLOGY
This work proposes a novel topology of Class F shown in Fig. 7 . This unique topology satisfies the Class F harmonic load terminations up to the third harmonic while maintaining a purely resistive fundamental impedance at the current generator plane of the device. The topology uses the output capacitance (C DS ) as part of the output match, i.e. it uses the linear representation of the active cell's output capacitance to resonate with other circuit components in the matching network [25] . This method of C DS resonance is similar to the method used in [26] , with the difference being that the proposed method provides a fundamental impedance matching to a purely resistive load, which cannot be achieved using the topology reported [26] . The different resonating blocks, are selected in such a manner that current generator plane sees an almost-ideal short at second, open at third and a real fundamental impedance. Although the circuit can be tuned such that the fundamental impedance may reach the real axis, the design equations shown in [26] do not guarantee fundamental impedance at the current source and the impedance transformation. In some instances, the circuit transformation ratio may be less than 1. In our manuscript, a 1:1 impedance transformation ratio exists from the Z load to the current source of the active cell. The topology depicted in Fig. 7 is divided into three major blocks, accounting for fundamental and harmonic resonances. Block 1 creates a short at second and an open resonance at third harmonic, which satisfies Class-F harmonic loading. Block 2 creates a short resonance at fundamental and open resonance at third harmonic. Likewise, Block 3 creates an open circuit resonance at fundamental frequency making a transparent circuity at fundamental frequency thus having a Z Load impedance at current generator plane. Furthermore, any change in fundamental impedance at extrinsic plane does not impact harmonic terminations thereby isolating harmonics and fundamental match which was not possible in previous topologies.
1) FUNDAMENTAL FREQUENCY OPERATION
Referring to Fig. 7 , at the fundamental frequency (f 0 ), components C 2 and L d resonate to create a high impedance in parallel with component L c . If L c and C 3 are also designed to resonate at f 0 , a low impedance is generated effectively shorting the two ports of Block 2 leading to relation given by
Components L a , L b , and C a are designed to form a series LC branch that resonates to leave C b in parallel with C DS and L 3 . The three remaining shunt elements, C DS , L 3 and C b form a parallel LC resonator providing an open shunt impedance as shown in block 3 of Fig.7 . This resonance condition can be mathematically derived as a function of f 0 and is given as
In effect, these resonances allow a 1:1 impedance transformation ratio from Z Load to the current source of the active cell.
2) HARMONIC FREQUENCY OPERATION
At the second harmonic (2f 0 ), the series LC shunt branch of L a , L b , C a , and C b resonates to create a low impedance path to ground. Block 1 of Fig.7 is shorted, isolating the other elements in the circuit from the FET. Shorting the FET at the second harmonic satisfies the second harmonic 2f 0 resonance condition and is mathematically formulated as
Likewise, at the third harmonic (3f 0 ), capacitor C 2 resonates with the parallel combination of L c and L d . This creates a high impedance path between the FET drain and the load. Components L b , C a , and C b form a series LC resonator which then enables a parallel LC resonator between C DS and L a . When C DS and L a resonate, a high impedance is realized between the drain and ground. An open circuit loading the drain at third harmonic satisfies the 3f 0 Class-F harmonic termination and is mathematically given as
The required resonances put constraints on the various component values and allow for easy closed-form calculation. Equations (22)−(26) can be used to determine five of the six unknown component values; the last component can be selected based upon RF bandwidth and implementation considerations. The five dependent components are determined from the output capacitance of the device (C ds ) and the capacitor C 2 . The final design equation can be simplified using (27)−(32) as a function of C ds (which is available from device periphery), user selected capacitance C 2 and device radial frequency (w o = 2π f 0 ) as
C. INTEGRATED CIRCUIT IMPLEMENTATION AND PA MEASUREMENTS
The integrated Class-F PA was implemented using a 4.8 mm LDMOS die at a frequency of 1.8 GHz (for GSM 1800) using a 28 V LDMOS process. The implementation of the integrated circuit topology presented in section IV (B) has been carried out using two different designs. Design 1 is Class F full Integrated Circuit (IC) shown in Fig. 7 , and design 2 is the partial IC, which are elaborated in detail in section C.1 and C.2, respectively. The small signal and large signal PA measurements are performed using a vector network analyzer with the on-wafer active load-pull system. The characterization of the proposed output matching topology has also been carried out by de-embedding the GSG and device capacitances and is reported in the following sections.
1) DESIGN CASE I: FULLY INTEGRATED CIRCUIT
The fully integrated design uses the process consisting of several layers of metal, metal insulator metal (MIM) capacitor capability, and thick copper top metal. The ground-signal ground metallization has been added to the circuit to allow for an easy on-wafer characterization. An additional bond pad was added between C 2 and C 3 to allow for the drain biasing of the active transistor. To realize the expected termination at the current-source plane of the device, the effects of output capacitance are included in the plots based on estimated linear Cds of the active device technology. The simulated versus measured intrinsic impedances for the integrated Class-F design are shown in Fig. 8(a) . As one can infer, the fundamental impedance is at device R opt , second near short and third harmonic is resistive due to substrate losses. The simulation and measured impedance agree quite well which can be further seen in Fig. 8(a) . The intrinsic square voltage with a swing of 2xV dd and half-sinusoidal current waveforms confirms the Class-F PA operation as seen in Fig. 8(b) .
For the large signal measurements, the device is biased at a drain supply-voltage of 28 V with a quiescent current of 40 mA. The fully integrated PA using the LDMOS 4.8 mm die exhibits a drain efficiency of 54% with an output power of 36.4 dBm and a gain of 15 dB at 1.8 GHz. As explained in section IV (a), the resistivity of harmonics degrades the achievable efficiency. The on-chip inductor introduces losses which degrade achievable output power and efficiency and its impact is studied using a segmented integrated circuit design.
2) DESIGN CASE II: PARTIAL INTEGRATED CIRCUIT
The design 2 was also implemented according to Fig.7 with the exception that the L 3 component was neglected in design 2. The removal of L 3 in Design 2 results in partial integration of the Class-F impedance matching, and allows for an assessment of its impact on efficiency as compared to Design 1.
The load termination of Designs 1 and 2 share the same harmonic response except at the fundamental frequency due to the lack of L3 shunt inductor in design 2. For PA measurements, the device was biased at a drain supply voltage of 28 V and bias quiescent current of 40 mA. The partial IC was measured at a frequency of 1.8 GHz using on wafer active load pull system. Under this configuration, the Class-F PA exhibits a DE of 61% at an output power level of 5 watts with a gain of 15 dB at 3-dB gain compression as seen in Fig 9 (a) . Furthermore, at 5-W output power, design 1 and design 2 show over 30 dBc second harmonic suppression compared to fundamental power. At the third harmonic, harmonic power is isolated over 15 dBc for both design 1 and 2 and is plotted in Fig. 9(b) .
The obtained results were also benchmarked against the existing works in high-efficiency harmonic tuned PA design. Not many attempts have been made for integrated Class-F PA design in literature so far. The comparison is reported in Table 1 where the performance of this PA in terms of PAE and frequency weighted efficiency is among the very best of different technologies including LDMOS, SiGe, CMOS, and GaN.
V. CONCLUSIONS
In this paper, a detailed analysis of the impact of resistive harmonics and their combination on the design of Class-F power amplifiers was presented. A novel Class-F integrated topology was then introduced. The proposed output match absorbs the active devices' output capacitance thereby allowing for harmonic short and open circuit conditions at the current source reference plane. In addition, the topology maintains a purely resistive termination at the fundamental frequency. To support 5G miniaturization activities and to enable compact m-MIMO transmitter systems, two Class F PA prototypes were fabricated and tested. At 1.8 GHz, using NXP 5mm LDMOS die, the fabricated Class-F PAs achieve a frequency weighted efficiency of 61 % and 69% at 5 W output power under full integration and partial integration, respectively. He held several invited positions at several academic and research institutions in Europe, North America, and Japan. He has provided consulting services to a number of microwave and wireless communications companies. He has authored or co-authored over 650 publications. He holds 16 U.S. patents with four pending. His current research interests include microwave instrumentation and measurements, nonlinear modeling of microwave devices and communications systems, the design of power-and spectrum-efficient microwave amplification systems, and the design of intelligent RF transceivers for wireless and satellite communications. VOLUME 6, 2018 
